

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277  
HANSEN et al. : Confirmation Number: 4560  
Application No.: 10/757,516 : Group Art Unit: 2183  
Filed: January 15, 2004 : Examiner: Eric Coleman  
For: PROGRAMMABLE PROCESSOR AND SYSTEM FOR STORE MULTIPLEX  
OPERATION

**SUPPLEMENTAL DECLARATION OF KORBIN VAN DYKE**

I, Korbin Van Dyke, state that:

**Summary of My Opinions**

1. I previously submitted a declaration in connection with this proceeding (see Van Dyke Declaration dated August 15, 2007), referenced hereinafter as the "initial Van Dyke declaration". For brevity, I will not repeat information set forth in the initial Van Dyke declaration in this declaration.

2. In preparation of this declaration I have reviewed U.S. Patent Application Serial No. 10/757,516. I have also reviewed U.S. Patent Nos. 5,742,840 and 6,295,599 (respectively the '840 and '599 patents) that the 10/757,516 patent application indirectly claims priority to, as well as appendices to the '840 and '599 patents (the Terpsichore and Zeus System Architecture manuals, respectively, and hereinafter referred to respectively as the Terpsichore and the Zeus manuals). I have reviewed the Office Action for the 10/757,516 patent application mailed on October 30, 2007, including the paragraph on page 11 that discusses the Response to Arguments and particularly the Examiner's conclusion that the priority for the claimed invention does not extend to the '840 or the '599 patents, since limitations of claims 9, 18, 24, 25, 31, and 32 are not supported by the '840 or the '599 patents. My understanding is that the features of the claimed invention are taught and supported by complying with the written description requirement and the enablement requirement. My understanding of the written description requirement is that a patent disclosure must describe the claimed invention in sufficient detail that one of ordinary

skill in the art can reasonably conclude that the inventor had possession of the claimed invention at the time of filing the patent disclosure. My understanding of the enablement requirement is that the patent disclosure must contain sufficient information regarding the subject matter of the claims to enable one of ordinary skill in the pertinent art to make and use the claimed invention. I further understand that whether the enablement requirement is met depends on whether undue experimentation is necessary for one of skill in the art to practice the invention in light of the patent disclosure.

3. Based on my review of the materials identified in paragraph 2 of this declaration, it is my opinion that with respect to the following limitations relating to claims 9, 18, 24, 25, 31, and 32 (as amended), the disclosures of the '840 patent and the '599 patent each indicate that the inventors were in possession of the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent and further as of the August 24, 1999 filing date of the '599 patent; and further the disclosures of the '840 patent and the '599 patent each would have enabled a person of ordinary skill in the art to make and use, without undue experimentation, the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent, and further as of the August 24, 1999 filing date of the '599 patent. The limitations referred to are:

{claim 9} "wherein the execution unit is further operable to, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands, multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products and provide the plurality of products to partitioned fields of a result register as a catenated result"

{claim 18} "wherein the execution unit is further operable to, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands, multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products and provide the plurality of products to partitioned fields of a result register as a catenated result"

{claim 24} "wherein each of the first and second operands has a width of 64 bits"

{claim 25} "wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results"

{claim 31} "wherein each of the first and second operands has a width of 64 bits"

{claim 32} “wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results”

Summary of ‘840 Analysis:

4. The disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 9 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions) there are detailed descriptions of the aforementioned claim elements.

5. The aforementioned limitations of claim 18 (a data processing system claim) are substantially similar to the aforementioned limitations of claim 9 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 18 (specifically “the execution unit”) is substantially similar to corresponding parent claim context of claim 9. Thus, for at least the reasons described in paragraph 4 of this declaration, the disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 18 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

6. The disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 24 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

7. The disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 25 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point

instructions such as various Group Floating-point Add, Divide, and Multiply forms) there are detailed descriptions of the aforementioned claim elements.

8. The aforementioned limitations of claim 31 (a device claim) are substantially similar to the aforementioned limitations of claim 24 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 31 (specifically “the first and second operands”) is substantially similar to corresponding parent claim context of claim 24. Thus, for at least the reasons described in paragraph 6 of this declaration, the disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 31 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

9. The aforementioned limitations of claim 32 (a device claim) are substantially similar to the aforementioned limitations of claim 25 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 32 (specifically “the execution unit”) is substantially similar to corresponding parent claim context of claim 25. Thus, for at least the reasons described in paragraph 7 of this declaration, the disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 32 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

Summary of ‘599 Analysis:

10. The disclosure of the ‘599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 9 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 23-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions such as various forms of Ensemble Multiply Floating-point instructions) there are detailed descriptions of the aforementioned claim elements. Note that in the Zeus manual, group floating-point instructions are termed “ensemble” floating-point instructions.

11. The aforementioned limitations of claim 18 are substantially similar to the aforementioned limitations of claim 9. Thus, for at least the reasons described in paragraph 10 of this declaration, the disclosure of the ‘599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 18 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

12. The disclosure of the ‘599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 24 (as amended) of the 10/757,516 patent application, and that I further believe would

have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.

13. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 25 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 23-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions, such as various Ensemble Multiply, Add, and Divide forms) there are detailed descriptions of the aforementioned claim elements.

14. The aforementioned limitations of claim 31 are substantially similar to the aforementioned limitations of claim 24. Thus, for at least the reasons described in paragraph 12 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 31 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

15. The aforementioned limitations of claim 32 are substantially similar to the aforementioned limitations of claim 25. Thus, for at least the reasons described in paragraph 13 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 32 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

16. A detailed explanation of the basis for my opinions is set forth in the remainder of this declaration.

### **Detailed Basis for My Opinions**

#### **Analysis of the disclosures of the '840 and the '599 patents:**

17. For brevity, the following analysis focuses on and provides details relating to the '840 patent, while reciting summary information pointing out where similar descriptive information is provided in the '599 patent.

18. As discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent describes structure of a general purpose, programmable media processor (including, for example, a register file and an execution unit), and the '840 patent recites that an instruction set for the

general purpose media processor is described by the Microfiche Appendix (referred to herein as the Terpsichore manual). In addition to elements discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent also describes that a unified stream of media data is processed by storage into the register file 110, and multi-precision arithmetic operations are performed on the media data. The operations include Boolean, integer, and floating-point mathematical operations (see '840, column 5, lines 47-53). Floating-point addition, subtraction, multiplication, division, and square root are supported in hardware ('840, column 15, lines 57-59). Similarly, the '599 patent describes structure of a general purpose, programmable processor for broadband applications, and the '599 patent includes and refers to a Microfiche Appendix (referred to herein as the Zeus manual) that describes, for example, an instruction set for the general purpose processor.


19. The Terpsichore manual describes all of the aforementioned elements of claims 9, 18, 24, 25, 31, and 32, on at least pages 19-21, 24-26, 29, 47-48, 129-131, and 150-157 (attached as Exhibit A). The Zeus manual describes all of the elements of claims 9, 18, 24, 25, 31, and 32, on at least pages 14-16, 19-21, 23-24, 55, 123-125, 128-130, and 258-260 (attached as Exhibit B).

#### Claims 9 and 18

20. The Terpsichore manual describes all of the aforementioned elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 19-21, 24-25, 29, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions. Paragraphs 21-27 of this declaration discuss selected portions of those pages. Paragraphs 28-32 of this declaration discuss how the elements of claim 9 (and the substantially similar aforementioned elements of claim 18) are described by those pages. The Zeus manual describes all of the elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.

# Supplemental Declaration of Korbin S Van Dyke

21. The '840 patent describes various floating-point data sizes such as 16, 32, 64, and 128 bits (see '840, column 15, lines 62-65, and Fig. 9b, reproduced below). The Terpsichore manual, for example on pages 19-21, describes the various floating-point data sizes as designed to satisfy ANSI/IEEE standard 754-1985. Similarly, the Zeus manual, for example on pages 14-16, provides similar information.



22. The '840 patent provides description relating to floating-point hardware capabilities, such as in the Terpsichore manual on page 29, "operations supported in hardware are floating-point add, subtract, multiply, divide, and square root", and further on page 47, "partitioning favored for the initial implementation places all instructions that involving shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit". Similarly, the Zeus manual, for example on pages 23-24 and 55, has similar descriptive information.

23. The Terpsichore manual describes several variations of Group Floating-point Multiply instructions, such as GF.MUL.16, GF.MUL.32, and GF.MUL.64, (among others) as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

### Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.


#### Operation codes

→ GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor
GF.MUL.16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
→ GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single ceiling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
→ GF.MUL.64	Group floating-point multiply double

24. The Terpsichore manual, on page 130, describes an instruction format for the Group Floating-point instructions (including Multiply forms as well as Add and Divide forms), reproduced below. Similarly, the Zeus manual, for example on page 260, provides similar information.

#### Format

GF.op.prec.round      rc=ra,rb




The operands of the Group Floating-point instructions (such as Multiply forms) include 'ra', 'rb', and 'rc'. As described in more detail in paragraphs 26(b)-26(c)ii of this declaration, contents of registers specified by the 'ra' and 'rb' operands are interpreted as respective collections of partitioned floating-point operands. The partitioned floating-point operands relating to 'ra' and 'rb' are pairwise multiplied together, and the results are concatenated and then stored in a register specified by the 'rc' operand.



25. The Terpsichore manual, on pages 24-25, describes registers referenced as operands of some instructions (such as Group Floating-point instructions, including Multiply forms as well as Add and Divide forms), as reproduced below (with annotations illustrating examples of an '*ra*' operand of '0' and an '*rb*' operand of '62'). Similarly the Zeus manual, for example on pages 19-20, provides similar information.

### General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.



The forgoing registers are included in register file 110 of Fig. 7 of the '840 patent.

26. The Terpsichore manual, on pages 130-131, describes a definition of various Group Floating-point instructions, including several Multiply forms. The definition is reproduced below, with annotations highlighting several elements that are discussed in the following sub-paragraphs concerning highlights of what one of ordinary skill in the art would understand from the description of the Terpsichore manual. Similarly, the Zeus manual, for example on page 260, provides similar information.

Definition

```

del GroupFloatingPoint(op,prec,round,ra,rb,rc) as
[2] → {
  a ← RegRead(ra :128)
  b ← RegRead(rb :128)
  for i ← 0 to 128-prec by prec
    [4] → {
      ai ← F(prec,a,prec-i)
      bi ← F(prec,b,prec-i)
      if round ≠ NONE then
        if isSignallingNaN(ai) || isSignallingNaN(bi)
          raise FloatingPointException
        endif
        case op of
          F.DIV:
            if bi=0 then
              raise FloatingPointArithmetic
            endif
          others:
            endcase
        endcase
      endif
      case op of
        GF.ADD:
          ci ← ai+bi
        [1] → GF.MUL:
          [5] → ci ← ai*bi
          GF.DIV.:
            ci ← ai/bi
        endcase
      case op of
        GF.ADD, GF.MUL, GF.DIV:
          [6] → ci+prec-1..i ← PackF(prec, ci)
        endcase
      endfor
    endcase
  case round of
    X:
    N:
    T:
    F:
    C:
    NONE:
  endcase
  if rcq then
    raise ReservedInstruction
  endif
  [7] → RegWrite(rc, 128, c)
endcase
enddel

```

← [3]

- (a) The '*op*' field of the instruction is decoded to distinguish a Multiply form (MUL) from an Add (ADD) or Divide (DIV) form, for example, as highlighted by annotation [1].
- (b) Source operands are read from pairs of registers, as specified by the '*ra*' and '*rb*' operands, into variables '*a*' and '*b*', respectively (see annotation [2]), such as including reading REG[0] into the least-significant 64 bits of '*a*' and REG[1] into the most-significant 64 bits of '*a*', when '*ra*' is 0.

- (c) A *'for'* construct (see annotation [3]) specifies a number of evaluations of elements of the construct according to a *'prec'* operand that specifies a (floating-point) precision to interpret the operands.
- i. For example, if the *'prec'* operand is 16, then the *'for'* construct is evaluated with eight values for variable *'i'* (0, 16, 32, 48, 64, 80, 96, and 112), respectively. For another example, if the *'prec'* operand is 64, then the construct is evaluated with two values for *'i'* (0 and 64), respectively.
  - ii. Each evaluation begins by determining a partitioned floating-point value from each of the variables *'a'* and *'b'* (see annotation [4]) in accordance with the *'prec'* operand. For example, if the *'prec'* operand is 16, then for the evaluation where *'i'* is 0, a first partitioned floating-point value is determined from *'a'* from the least-significant 16 bits of *'a'*, or  $a_{15:0}$  as identified by the expression  $a_{i+prec-1:i}$  in the definition. Further in the evaluation where *'i'* is 0, a second floating-point value is determined from the least 16 bits of *'b'*. Continuing with the example, for the evaluation where *'i'* is 16, partitioned floating-point values are determined from the next-most-significant 16 bits of *'a'* and *'b'*, such that bits 31 to 16 determine the floating-point values. Further continuing with the example, for the evaluation where *'i'* is 112, partitioned floating-point values are determined from the most significant 16 bits of *'a'* and *'b'*. For another example of construct evaluations, if the *'prec'* operand is 64, then the *'for'* construct is evaluated with two values for *'i'* (0 and 64). Partitioned floating-point values are determined in the evaluation where *'i'* is 0 as the least-significant 64 bits of *'a'* and *'b'*, and in the evaluation where *'i'* is 64 as the most-significant 64 bits.
  - iii. The *'for'* construct processing continues by decoding a rounding mode and processing accordingly, and then decoding the *'op'* field of the instruction (see previously discussed annotation [1]).
  - iv. In the case of a Multiply form, the *'for'* construct processing continues by multiplying the partitioned floating-point values from *'a'* and *'b'* by each other (see annotation [5]). The multiplying is in accordance with floating-point multiplying.
  - v. The *'for'* construct processing completes by writing the result of the multiplies into appropriate bits of destination variable *'c'* (see annotation [6]) in accordance with the *'prec'* operand. The appropriate bit locations of *'c'* are identical to the bit locations of *'a'* and *'b'* that the partitioned floating-point values were determined from. For example, if the *'prec'* operand is 16, then for the evaluation where *'i'* is 0, the least-significant 16 bits (i.e. bits 15 to zero) of *'c'* are written, and for the evaluation where *'i'* is 16, the next-most-significant 16 bits (i.e. bits 31 to 16) of *'c'* are written. For the evaluation where *'i'* is 112, the most-significant bits (i.e. bits 127 to 112) of *'c'* are written.

- vi. Note that each evaluation of the 'for' construct is independent of the other evaluations, serving to operate on different unique and non-overlapping partitioned fields of the operands. Thus each evaluation is performable in parallel with the other evaluations, sequentially with the other evaluations, or any combination thereof.

(d) After completion of the 'for' construct, processing completes by writing 'c' into a pair of registers, as specified by the 'rc' operand (see annotation [7]).

One of ordinary skill in the art would readily understand that the computation of the floating-point multiplies would occur in ALU 102 of Fig. 7.

27. Thus the Group Floating-point Multiply instructions are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are multiplied together, producing a plurality of products as results. The results are concatenated together and stored in a register specified by a third operand.

28. At least the Terpsichore manual pages 19-21, 24-25, 29, 47-48, and 129-131 describe all elements of claim 9 and substantially similar claim 18 (as amended), as described in more detail in paragraphs 29-32 of this declaration. Similarly, at least the Zeus manual pages 14-16, 19-20, 23-24, 55, and 258-260 describe all elements of claim 9 and substantially similar claim 18 (as amended).

29. The element (of claim 9) wherein the execution unit is further operable, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands is described by the Terpsichore manual, for example as annotated and discussed by paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is an exemplary single instruction that specifies registers containing respective pluralities of floating-point operands, via, for example, the 'ra', and 'rb' operands. See paragraphs 26(b) and 26(c)ii of this declaration for additional detailed discussion. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in this element of claim 9, as well as the other elements of claim 9 discussed in the following paragraphs.

30. The element (execution unit operable to) multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to perform a floating-point multiply on operands from registers specified by 'ra' and 'rb'. See paragraph 26(c)iv of this declaration for additional detailed discussion.

31. The element (execution unit operable to) provide the plurality of products to partitioned fields of a result register as a concatenated result is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to produce products into fields of bits of

result registers via, for example, the 'rc' operand. See paragraphs 26(c)v and 26(d) of this declaration for additional detailed discussion.

32. Thus every element of claim 9 and substantially similar claim 18 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131. In addition, every element of claim 9 and substantially similar claim 18 are also described at least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Multiply forms).

#### Claims 24 and 31

33. The Terpsichore manual describes all of the aforementioned elements of claim 24 (and the substantially similar aforementioned elements of claim 31), on at least pages 24-26 and 150-157, describing Store Immediate instructions such as various forms of Store Multiplex Immediate instructions. The Zeus manual describes all of the elements of claim 24 (and the substantially similar aforementioned elements of claim 31), on at least pages 19-21, 123-125, and 128-130.

34. Claim 24 is dependent upon claim 19, and context associated with the element (of claim 24) the first and second operands is from claim 19, reproduced below (as amended):

{claim 19} A programmable processor comprising:  
a virtual memory addressing unit;  
an instruction path and a data path;  
an external interface operable to receive data from an external  
source and communicate the received data over the data path;  
a cache operable to retain data communicated between the external  
interface and the data path;  
a register file comprising a plurality of registers coupled to the data  
path; and an execution unit, coupled to the instruction and data paths, that is  
operable to decode and execute instructions received from the instruction path, the  
execution unit capable of performing a bitwise insert operation that operates on a  
first and a second operand stored in at least one register in the register file,  
wherein each bit in the second operand is individually selectable as either having  
a first predetermined value or a second predetermined value, wherein for each bit  
in the first operand, the bitwise insert operation inserts the bit into a  
corresponding bit position in a destination value if a corresponding bit in the  
second operand has the first predetermined value.

35. As is described in more detail in paragraphs 36-39 of this declaration, the Terpsichore manual, on at least pages 24-26 and 150-157, describes all of the limitations of claim 19, in addition to claim 24, with respect to several variations of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms. The initial Van

## Supplemental Declaration of Korbin S Van Dyke

Dyke declaration, in paragraphs 22-28, discusses selected portions of those pages. Similarly, at least the Zeus manual pages 19-21, 123-125, and 128-130 describe all elements of claims 19 and 24.

36. The element of (claim 19) to decode and execute instructions received from the instruction path, the execution unit capable of performing a bitwise insert operation that operates on a first and a second operand stored in at least one register in the register file is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. Each of the Store Multiplex Immediate instructions is a single instruction, as evidenced at least by the dedicated operation codes "S.MUX.64.B.A.I" and "S.MUX.64.L.A.I". Each of the Store Multiplex Immediate instructions is for performing a bitwise insert operation, since the combination of bit-wise logical-AND and bit-wise logical OR described for computing the store value results in insertion of a bit in place of another bit, e.g. "insertion" (see paragraph 27 of the initial Van Dyke declaration). The claimed at least one register corresponds to the register pair identified by the 'rb' operand (see paragraph 26 of the initial Van Dyke declaration). The claimed first and second operands correspond respectively to the odd- and even-numbered registers of the register pair.

37. The element (of claim 19) wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value, wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. As discussed in paragraph 27 of the initial Van Dyke declaration, a store value is determined by bit-wise multiplexing (e.g. "inserting") between a first data input and a second data input, based on a control input. The second data input is from memory. The first data input is the upper 64 bits of a value identified in the Terpsichore manual as 'm', and the control input is the lower 64 bits of 'm'. As discussed in paragraph 26 of the initial Van Dyke declaration, the upper 64 bits of 'm' are obtained from the odd-numbered register identified by 'rb', corresponding to the claimed first operand. Further the lower 64 bits of 'm' are obtained from the even-numbered register identified by 'rb', corresponding to the claimed second operand.

38. Therefore, according to the discussion in paragraphs 36-37 of this declaration, the element (of claim 24) wherein each of the first and second operands has a width of 64 bits the first operand corresponds to the upper 64 bits of 'm' that are obtained from the odd-numbered register identified by 'rb'. The second operand corresponds to the lower 64 bits of 'm' that are obtained from the even-numbered register identified by 'rb'. Thus both the first and the second operands are described as having a width of 64 bits.

39. Thus every element of claim 24 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 24 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.

40. Claim 31 is dependent upon claim 26, and context associated with the element (of claim 31) the first and second operands is from claim 26, reproduced below (as amended):

{claim 26} A device having installed therein a programmable processor, the programmable processor comprising:  
a virtual memory addressing unit;  
an instruction path and a data path;  
an external interface operable to receive data from an external source and communicate the received data over the data path;  
a cache operable to retain data communicated between the external interface and the data path;  
a register file comprising a plurality of registers coupled to the data path; and an execution unit, coupled to the instruction and data paths, that is operable to decode and execute instructions received from the instruction path, the execution unit capable of performing a bitwise insert operation that operates on a first and a second operand stored in at least one register in the register file, wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value, wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value.

41. Claim 26 (a device claim) is substantially similar to claim 19 (a programmable processor claim), and as previously discussed, claim 31 is substantially similar to claim 24. Therefore paragraphs 33-39 in this declaration concerning claim 24 and parent claim 19 are also applicable to claim 31 and parent claim 26. Thus every element of claim 31 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 31 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.

#### Claims 25 and 32

42. The Terpsichore manual describes all of the aforementioned elements of claim 25 (and the substantially similar aforementioned elements of claim 32), on at least pages 19-21, 24-25, 29, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Add, Divide, and Multiply instructions. Paragraphs 43-50 of this declaration discuss selected portions of those pages. Paragraphs 51-52 of this declaration describe how the elements of claim 25 (and the substantially similar aforementioned elements of claim 32) are described by those pages. The Zeus manual describes all of the elements of claim 25 (and the substantially similar aforementioned elements of claim 32), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.

43. As discussed in more detail in paragraph 21 of this declaration, the '840 and the '599 patents describe various floating-point data sizes.

44. As discussed in more detail in paragraph 22 of this declaration, the '840 and the '599 patents describe various floating-point hardware capabilities.

45. The Terpsichore manual describes several types and variations of Group Floating-point instructions, such as Group Floating-point Add (e.g. GF.ADD.64), Divide (e.g. GF.DIV.32), and Multiply (e.g. GF.MUL.16) instructions, as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

### Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

#### Operation codes

→ GF.ADD.64	Group floating-point add double
GF.ADD.64.C	Group floating-point add double ceiling
GF.ADD.64.F	Group floating-point add double floor
GF.ADD.64.N	Group floating-point add double nearest
GF.ADD.64.T	Group floating-point add double truncate
GF.ADD.64.X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
→ GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
→ GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

46. As discussed in paragraph 24 of this declaration, the '840 and the '599 patents describe an instruction format for the Group Floating-point instructions (including Add, Divide, and Multiply forms).



47. As discussed in paragraph 25 of this declaration, the '840 and the '599 patents describe registers referenced as operands of some instructions (such as Group Floating-point Add, Divide, and Multiply instructions).

48. As discussed in paragraph 26 of this declaration, the '840 patent and the '599 patent describe definitions of various Group Floating-point instructions, including several Multiply forms. In addition, Add and Divide forms of Group Floating-point instructions are described by the '840 patent and the '599 patent, as evidenced by the following excerpt from page 131 of the Terpsichore manual:

```
case op of
  GF.ADD:
    ci ← ai+bi
  GF.MUL:
    ci ← ai*bi
  GF.DIV.:
    ci ← ai/bi
endcase
```

Similarly, the Zeus manual, for example on page 260, provides similar information.

49. The discussion of Multiply forms of Group Floating-point instructions in subparagraphs 26(a)-26(d) of this declaration is generally applicable to Add and Divide forms, as well. Rather than multiplying the partitioned floating-point values (as discussed in subparagraph 26(c)iv of this declaration), the floating-point values are added (Add form) or divided (Divide form).

50. Thus the Group Floating-point instructions of Add, Divide, and Multiply forms are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are added, divided, or multiplied together, respectively, producing a plurality of floating-point results that are concatenated together and stored in a register specified by a third operand.

51. The element (of claim 25) wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 43-50 of this declaration. The Add, Divide, and Multiply forms of Group Floating-point instructions are exemplary instructions that embody arithmetic operations that operate on multiple floating-point operands, for example as specified by the 'ra', and 'rb' operands. Results of the arithmetic operations are returned, for example, to result registers specified by the 'rc' operand. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in claim 25.

52. Thus every element of claim 25 and substantially similar claim 32 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131.

In addition, every element of claim 25 and substantially similar claim 32 are also described at least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Add, Divide, and Multiply forms).

Summary and Closing:

53. The '840 patent, including the Terpsichore manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '840 patent. Further, the '840 patent, including the Terpsichore manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation. In addition, the '599 patent, including the Zeus manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '599 patent. Further, the '599 patent, including the Zeus manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation.

54. Therefore, I believe that each of the '840 patent, including the Terpsichore manual, and the '599 patent, including the Zeus manual, provide adequate written description and enablement as required by 35 USC § 112 for the limitations of claims 9, 18, 24, 25, 31, and 32 (as amended) of the 10/757,516 patent application, as discussed in paragraph 3 of this declaration.

55. I have had no communication with any of the inventors of the 10/757,516 patent application (Craig Hansen and John Moussouris) relating to any material in this declaration.

56. I have been hired as a consultant in connection with procedures before the United States Patent and Trademark Office (USPTO) regarding patents and patent applications assigned to Microunity Systems Engineering, Inc., including the media processor patent application. I am being compensated for my services at the rate of \$325/hour. Other than acting as a consultant in connection with procedures before the USPTO, I have no interest or connection with Microunity Systems Engineering, Inc.

57. During my evaluation of the media processor patent application, I have been impressed by the thoroughness and overall high-quality of the Terpsichore and Zeus manuals. The manuals provide clear and unambiguous descriptions of media processing systems and are thorough and well-written. The manuals provide comprehensive descriptions of instructions in complete architectural detail. The information in the manuals would have been readily understood and easily accessible to software engineers coding the media processing systems, and hardware engineers implementing microprocessors for use in the media processing systems, and

## Supplemental Declaration of Korbin S Van Dyke

that is exactly what architecture reference manuals should be. This is not surprising, since the '840 patent and the '599 patent each include an architecture manual that is intended to enable hardware engineers to do exactly that – design, build, and implement a media processor that would include circuitry for the claim limitations set forth in paragraph 3 of this declaration, as described in the Terpsichore and the Zeus architecture manuals.

Supplemental Declaration of Korbin S Van Dyke

58. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: 4/24/2017

Korbin Van Dyke: K. Van Dyke


Address: 3343 Little Valley Rd.  
Sausal, CA 94586

## Terpsichore System Architecture


Wed, Aug 2, 1995

Octlet

An octlet is the catenation of 64 bits, and is the concatenation of eight bytes:

Hexlet

A hexlet is the catenation of 128 bits, and is the concatenation of sixteen bytes:

Address

Terpsichore addresses are octlet quantities.

Floating-point Data

Terpsichore's floating-point formats are designed to satisfy ANSI/IEEE standard 754-1985: Binary Floating-point Arithmetic. Standard 754 leaves certain aspects to the discretion of the implementor:

Terpsichore adds additional half-precision and quad-precision formats to standard 754's single-precision and double-precision formats. Terpsichore's double-precision satisfies standard 754's precision requirements for a single-extended format, and Terpsichore's quad-precision satisfies standard 754's precision requirements for a double-extended format.

Quiet NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit cleared. Quiet NaN

## Terpsichore System Architecture


Wed, Aug 2, 1995

values generated by default exception handling of standard operations have a zero sign bit, an exponent field of all one bits, and a significand field with the most significant bit cleared, the next-most significant bit set, and all other bits cleared.


Signaling NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit set.

Half-precision Floating-point


Terpsichore half precision uses a format similar to standard 754's requirements, reduced to a 16-bit overall format. The format contains sufficient precision and exponent range to hold a 12-bit signed integer.

Single-precision Floating-point

Terpsichore single precision satisfies standard 754's requirements for "single."

Double-precision Floating-point

Terpsichore double precision satisfies standard 754's requirements for "double."




Terpsichore System Architecture

Wed, Aug 2, 1995

Quad-precision Floating-point


Terpsichore quad precision satisfies standard 754's requirements for "double extended," but has additional significand precision to use 128 bits.



## Terpsichore System Architecture

Wed, Aug 2, 1995


The gateway contains two data items within its structure, a code address and a data address:

User state

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Terpsichore user state is designed to be as regular as possible, and consists only of the general registers, the program counter, and virtual memory. There are no specialized registers for condition codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.

Definition

```

def val ← RegRead(m, size)
  case size of
    64:   val ← REG[m]
    128:  if m0 then
            raise ReservedInstruction
          endif
          val ← REG[m+1] || REG[m]
  endcase
enddef

```



Terpsichore System Architecture

Wed, Aug 2, 1995


```

def RegWrite(m, size, val)
  case size of
    64:
      REG[m] ← val63..0
    128:
      if m0 then
        raise ReservedInstruction
      end if
      REG[m+1] ← val127..64
      REG[m] ← val63..0
  endcase
enddef

```

Program Counter


The program counter contains the address of the currently executing instruction. This register is implicitly manipulated by branch instructions, and read by branch instructions that save a return address in a general register.

Privilege Level

The privilege level register contains the privilege level of the currently executing instruction. This register is implicitly manipulated by branch gateway and branch down instructions, and read by branch gateway instructions that save a return address in a general register.

Program Counter and Privilege Level

The program counter and privilege level may be packed into a single octet. This combined data structure is saved by the Branch Gateway instruction and restored by the Branch Down instruction.

System state

The system state consists of the facilities not normally used by conventional compiled code. These facilities provide mechanisms to execute such code in a fully virtual environment. All system state is memory mapped, so that it can be manipulated by compiled code.

### Fixed-point

Terpsichore provides load and store instructions to move data between memory and the registers, branch instructions to compare the contents of registers and to transfer control from one code address to another, and arithmetic operations to perform computation on the contents of registers, returning the result to registers.

### Load and Store

The load and store instructions move data between memory and the registers. When loading data from memory into a register, values are zero-extended or sign-extended to fill the register. When storing data from a register into memory, values are truncated on the left to fit the specified memory region.

Load and store instructions that specify a memory region of more than one byte may use either little-endian or big-endian byte ordering; the size and ordering are explicitly specified in the instruction. Regions larger than one byte may be either aligned to addresses that are an even multiple of the size of the region, or of unspecified alignment; alignment checking is also explicitly specified in the instruction.

The load and store instructions are used for fixed-point data as well as floating-point and digital signal processing data; Terpsichore has a single bank of registers for all data types.

Swap instructions provide multithread and multiprocessor synchronization, using indivisible operations: add-and-swap, compare-and-swap, and multiplex-and-swap. A store-multiplex operation provides the ability to indivisibly write to a portion of an octet. These instructions always operate on aligned octet data, using either little-endian or big-endian byte ordering.

### Branch Conditionally

The fixed-point compare-and-branch instructions provide all arithmetic tests for equality and inequality of signed and unsigned fixed-point values. Tests are performed either between two operands contained in general registers, or on the bitwise and of two operands. Depending on the result of the compare, either a branch is taken, or not taken. A taken branch causes an immediate transfer of the program counter to the target of the branch, specified by a 12-bit signed offset from the location of the branch instruction. A non-taken branch causes no transfer; execution continues with the following instruction.

### Branch Unconditionally

Other branch instructions provide for unconditional transfer of control to addresses too distant to be reached by a 12-bit offset, and to transfer to a target while placing the location following the branch into a register. The branch through gateway instruction provides a secure means to access code at a higher privilege level, in a form similar to a normal procedure call.

Arithmetic Operations

The operations supported in hardware are floating-point add, subtract, multiply, divide, and square root. Other operations required by the ANSI/IEEE floating-point standard are provided by software libraries.

The operations explicitly specify the precision of the operation, and round the result to the specified precision at the conclusion of each operation.

A single instruction provides a floating-point multiply with the result fed into a floating-point add. The result is computed as if the multiply is performed to infinite precision, added as if in infinite precision, then rounded. This operation is a particularly good match to the needs of vector linear algebra routines.

Rounding

Rounding is specified within the instructions explicitly, to avoid maintaining explicit state for a rounding mode.

Exceptions

All the mandated floating-point exception conditions cause a trap when they occur; maintenance of sticky and other status bits may be performed using software routines. Because the floating-point inexact exception may be very frequent, this exception only occurs when specified in the instruction explicitly. Arithmetic operations may also specify that all exceptions are to be handled by default, generating special results instead of traps.

Digital Signal Processing

The Terpsichore processor provides a set of operations that maintain the fullest possible use of 64- and 128-bit data paths when operating on lower-precision fixed-point or floating-point vector values. These operations are useful for several application areas, including digital signal processing, image processing, and synthetic graphics. The basic goal of these operations is to accelerate the performance of algorithms that exhibit the following characteristics:

Low-precision arithmetic

The operands and intermediate results are fixed-point values represented in no greater than 64 bit precision. For floating-point arithmetic, operands and intermediate results are of 16, 32, or 64 bit precision.

The use of fixed-point arithmetic permits various forms of operation reordering that are not permitted in floating-point arithmetic. Specifically, commutativity and associativity, and distribution identities can be used to reorder operations. Compilers can evaluate operations to determine what intermediate precision is required to get the specified arithmetic result.



Terpsichore System Architecture

Wed, Aug 2, 1995

branch predicts that a future execution of the same branch will be taken. More elaborate prediction may cache the source and target addresses of multiple branches, both conditional and unconditional, and both forward and reverse.

The hardware prediction mechanism is tuned for optimizing conditional branches that close loops or express frequent alternatives, and will generally require substantially more cycles when executing conditional branches whose outcome is not predominately taken or not-taken. For such cases of unpredictable conditional results, the use of code which avoids conditional branches in favor of the use of set on compare and multiplex instructions may result in greater performance.

Where the above technique may not be applicable, a Euterpe pipeline may ensure that conditional branches which have a small positive offset be handled as if the branch is always predicted to be not taken, with the recovery of a misprediction causing cancellation of the instructions which have already been issued but not completed which would be skipped over by the taken conditional branch. This "conditional-skip" optimization is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

A Euterpe pipeline may also perform "branch-return" optimization, in which a branch-and-link instruction saves a branch target address which is used to predict the target of the next branch-register instruction. This optimization may be implemented with a depth of one (only one return address kept), or as a stack of finite depth, where a branch and link pushes onto the stack, and a branch-register pops from the stack. This optimization can eliminate the misprediction cost of simple procedure calls, as the calling branch is susceptible to hardware prediction, and the returning branch is predictable by the branch-return optimization. Like the conditional-skip optimization described above, this feature is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

#### Additional Load and Execute Resources

Studies of the dynamic distribution of Euterpe instructions on various benchmark suites indicate that the most frequently-issued instruction classes are load instructions and execute instructions. In a high-performance Euterpe implementation, it is advantageous to consider execution pipelines in which the ability to target the machine resources toward issuing load and execute instructions is increased.

One of the means to increase the ability to issue execute-class instructions is to provide the means to issue two execute instructions in a single-issue string. The execution unit actually requires several distinct resources, so by partitioning these resources, the issue capability can be increased without increasing the number of functional units, other than the increased register file read and write ports. The partitioning favored for the initial implementation places all instructions that involve shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit. Resources used for implementing add, subtract, and bitwise logical operations may be duplicated, being modest in size compared to the shift and

multiply units, or shared between the two units, as the operations have low-enough latency that two operations might be pipelined within a single issue cycle. These instructions must generally be independent, except perhaps that two simple add, subtract, or bitwise logical may be performed dependently, if the resources for executing simple instructions are shared between the execution units.

One of the means to increase the ability to issue load-class instructions is to provide the means to issue two load instructions in a single-issue string. This would generally increase the resources required of the data fetch unit and the data cache, but a compensating solution is to steal the resources for the store instruction to execute the second load instruction. Thus, a single-issue string can then contain either two load instructions, or one load instruction and one store instruction, which uses the same register read ports and address computation resources as the basic 5-instruction string. This capability also may be employed to provide support for unaligned load and store instructions, where a single-issue string may contain as an alternative a single unaligned load or store instruction which uses the resources of the two load-class units in concert to accomplish the unaligned memory operation.

### Result Forwarding

When temporally adjacent instructions are executed by separate resources, the results of the first instruction must generally be forwarded directly to the resource used to execute the second instruction, where the result replaces a value which may have been fetched from a register file. Such forwarding paths use significant resources. A Terpsichore implementation must generally provide forwarding resources so that dependencies from earlier instructions within a string are immediately forwarded to later instructions, except between a first and second execution instruction as described above. In addition, when forwarding results from the execution units back to the data fetch unit, additional delay may be incurred.



Terpsichore System Architecture

Wed, Aug 2, 1995

Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

Operation codes

GF.ADD.13	Group floating-point add half
GF.ADD.16.C	Group floating-point add half ceiling
GF.ADD.16.F	Group floating-point add half floor
GF.ADD.16.N	Group floating-point add half nearest
GF.ADD.16.T	Group floating-point add half truncate
GF.ADD.16.X	Group floating-point add half exact
GF.ADD.32	Group floating-point add single
GF.ADD.32.C	Group floating-point add single ceiling
GF.ADD.32.F	Group floating-point add single floor
GF.ADD.32.N	Group floating-point add single nearest
GF.ADD.32.T	Group floating-point add single truncate
GF.ADD.32.X	Group floating-point add single exact
GF.ADD.64	Group floating-point add double
GF.ADD.64.C	Group floating-point add double ceiling
GF.ADD.64.F	Group floating-point add double floor
GF.ADD.64.N	Group floating-point add double nearest
GF.ADD.64.T	Group floating-point add double truncate
GF.ADD.64.X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

Terpsichore System Architecture

Wed, Aug 2, 1995

GF.MUL.16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single ceiling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
GF.MUL.64	Group floating-point multiply double
GF.MUL.64.C	Group floating-point multiply double ceiling
GF.MUL.64.F	Group floating-point multiply double floor
GF.MUL.64.N	Group floating-point multiply double nearest
GF.MUL.64.T	Group floating-point multiply double truncate
GF.MUL.64.X	Group floating-point multiply double exact

	op	prec				round/trap			
add	ADD	16	32	64	128	NONE	C	F	N T X
divide	DIV	16	32	64	128	NONE	C	F	N T X
multiply	MUL	16	32	64	128	NONE	C	F	N T X

Format

GF.op.prec.round rc=ra.rb

31	24 23	18 17	12 11	6 5	0
GF.prec	ra	rb	rc	op.round	
8	6	6	6	6	

Description

The contents of registers ra and rb are combined using the specified floating-point operation. The result is placed in register rc. The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

Definition

```

def GroupFloatingPoint(op,prec,round,ra,rb,rc) as
  a ← RegRead(ra, 128)
  b ← RegRead(rb, 128)
  for i ← 0 to 128-prec by prec
    ai ← F(prec:a,prec:1)
    bi ← F(prec:b,prec:1)
    if round≠NONE then

```

## Terpsichore System Architecture

Wed, Aug 2, 1995

```

    if isSignallingNaN(a1) isSignallingNaN(b1)
        raise FloatingPointException
    endif
    case op of
        F.DIV:
            if bi=0 then
                raise FloatingPointArithmetic
            endif
            others:
                endcase
        endcase
    endif
    case op of
        GF.ADD:
            ci ← a1+b1
        GF.MUL:
            ci ← a1*b1
        GF.DIV:
            ci ← a1/b1
    endcase
    case op of
        GF.ADD, GF.MUL, GF.DIV:
            ci+prec-1..1 ← PackF(prec, ci)
    endcase
endfor
endcase
case round of
    X:
    N:
    T:
    F:
    C:
    NONE:
endcase
if rcg then
    raise ReservedInstruction
endif
RegWrite(rc, 128, c)
endcase
enddef

Exceptions
Reserved instruction
Floating-point arithmetic

```





Terpsichore System Architecture

Wed, Aug 2, 1995

Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.B <sup>46</sup>	Store byte
S.16.B	Store double big-endian
S.16.B.A	Store double big-endian aligned
S.16.L	Store double little-endian
S.16.L.A	Store double little-endian aligned
S.32.B	Store quadlet big-endian
S.32.B.A	Store quadlet big-endian aligned
S.32.L	Store quadlet little-endian
S.32.L.A	Store quadlet little-endian aligned
S.64.B	Store octlet big-endian
S.64.B.A	Store octlet big-endian aligned
S.64.L	Store octlet little-endian
S.64.L.A	Store octlet little-endian aligned
S.128.B	Store hexlet big-endian
S.128.B.A	Store hexlet big-endian aligned
S.128.L	Store hexlet little-endian
S.128.L.A	Store hexlet little-endian aligned
S.AAS.64.B.A	Store add-and-swap octlet big-endian aligned
S.AAS.64.L.A	Store add-and-swap octlet little-endian aligned
S.CAS.64.B.A	Store compare-and-swap octlet big-endian aligned
S.CAS.64.L.A	Store compare-and-swap octlet little-endian aligned
S.MAS.64.B.A	Store multiplex-and-swap octlet big-endian aligned
S.MAS.64.L.A	Store multiplex-and-swap octlet little-endian aligned
S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

size	ordering		alignment	
8				
16    32    64    128	L	B		
16    32    64    128	L	B	A	


<sup>46</sup>S need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

Terpsichore System Architecture

Wed, Aug 2, 1995

Format

op      ra,rb,rc

Description

A virtual address is computed from the sum of the contents of register ra and register rb. The contents of register rc, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

def Store(op,ra,rb,rc) as

case op of

S8:

S16L, S16LA, S16B, S16BA,

S32L, S32LA, S32B, S32BA,

S64L, S64LA, S64B, S64BA,

S128L, S128LA, S128B, S128BA:

function ← NONE

SAAS64BA, SAAS64LA:

function ← AAS

SCAS64BA, SCAS64LA:

function ← CAS

SMAAS64BA, SMAAS64LA:

function ← MAS

SMUX64BA, SMUX64LA:

function ← MUX

endcase

case op of

S8:

size ← 8

S16L, S16LA, S16B, S16BA:

size ← 16

S32L, S32LA, S32B, S32BA:

size ← 32

S64L, S64LA, S64B, S64BA,

SAAS64BA, SAAS64LA:

size ← 64

SCAS64BA, SCAS64LA, SMAAS64BA, SMAAS64LA, SMUX64BA, SMUX64LA:

size ← 64

S128L, S128LA, S128B, S128BA:

size ← 128

endcase

case op of

S8:

S16L, S16LA, S16B, S16BA,

S32L, S32LA, S32B, S32BA,

## Terpsichore System Architecture

Wed, Aug 2, 1995

```

S64L, S64LA, S64B, S64BA,
SAAS64BA, SAAS64LA:
    rsize ← 64
SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
    rsize ← 128
S128L, S128LA, S128B, S128BA:
    rsize ← 128
endcase
case op of
  S8:
    align ← undefined
    S16L, S32L, S64L, S128L,
    S16B, S32B, S64B, S128B:
    align ← false
    S16LA, S32LA, S64LA, S128LA,
    S16BA, S32BA, S64BA, S128BA,
    SAAS64BA, SAAS64LA, SCAS64BA, SCAS64LA,
    SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
    align ← true
endcase
case op of
  S8:
    order ← undefined
    S16L, S32L, S64L, S128L,
    S16LA, S32LA, S64LA, S128LA,
    SAAS64LA, SCAS64LA, SMAS64LA, SMUX64LA:
    order ← L
    S16B, S32B, S64B, S128B,
    S16BA, S32BA, S64BA, S128BA,
    SAAS64BA, SCAS64BA, SMAS64BA, SMUX64BA:
    order ← B
endcase
a ← RegRead(ra, 64)
b ← RegRead(rb, 64)
VirtAddr ← a + b
if align then
    if (VirtAddr and ((size/B)-1)) ≠ 0 then
        raise AccessDisallowedByVirtualAddress
    endif
endif
m ← RegRead(rc, rsize)
case function of
  NONE:
    StoreMemory(VirtAddr, size, order, msize-1, 0)
  AAS:
    c ← LoadMemory(VirtAddr, size, order)
    StoreMemory(VirtAddr, size, order, m63_0+c)
    RegWrite(rc, 64, c)
  CAS:
    c ← LoadMemory(VirtAddr, size, order)
    if (c = m63_0) then
        StoreMemory(VirtAddr, size, order, m127_64)
    endif
    RegWrite(rc, 64, c)
  MAS:
    c ← LoadMemory(VirtAddr, size, order)
    n ← (m127_64 & m63_0) ! (c & ~m63_0)
    StoreMemory(VirtAddr, size, order, n)

```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

    RegWrite(rc, 64, c)
MUX:
  c ← LoadMemory(VirtAddr, size, order)
  n ← (m127_64 & m63_0) | (c & ~m63_0)
  StoreMemory(VirtAddr, size, order, n)
endcase
enddel

```

Exceptions

Reserved instruction  
 Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TLB  
 Access disallowed by local TLB  
 Access detail required by tag  
 Access detail required by local TLB  
 Access detail required by global TLB  
 Cache coherence intervention required by tag  
 Cache coherence intervention required by local TLB  
 Cache coherence intervention required by global TLB  
 Local TLB miss  
 Global TLB miss

Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.8.I <sup>47</sup>	Store byte immediate
S.16.B.A.I	Store double big-endian aligned immediate
S.16.B.I	Store double big-endian immediate
S.16.L.A.I	Store double little-endian aligned immediate
S.16.L.I	Store double little-endian immediate
S.32.B.A.I	Store quadlet big-endian aligned immediate
S.32.B.I	Store quadlet big-endian immediate
S.32.L.A.I	Store quadlet little-endian aligned immediate
S.32.L.I	Store quadlet little-endian immediate
S.64.B.A.I	Store octlet big-endian aligned immediate
S.64.B.I	Store octlet big-endian immediate
S.64.L.A.I	Store octlet little-endian aligned immediate
S.64.L.I	Store octlet little-endian immediate
S.128.B.A.I	Store hexlet big-endian aligned immediate
S.128.B.I	Store hexlet big-endian immediate
S.128.L.A.I	Store hexlet little-endian aligned immediate
S.128.L.I	Store hexlet little-endian immediate
S.AAS.64.B.A.I	Store add-and-swap octlet big-endian aligned immediate
S.AAS.64.L.A.I	Store add-and-swap octlet little-endian aligned immediate
S.CAS.64.B.A.I	Store compare-and-swap octlet big-endian aligned immediate
S.CAS.64.L.A.I	Store compare-and-swap octlet little-endian aligned immediate
S.MAS.64.B.A.I	Store multiplex-and-swap octlet big-endian aligned immediate
S.MAS.64.L.A.I	Store multiplex-and-swap octlet little-endian aligned immediate
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

size	ordering		alignment
8			
16    32    64    128	L	B	
16    32    64    128	L	B	A


<sup>47</sup>S.8.I need not specify byte ordering, mcz need it specify alignment checking, as it stores a single byte.

Terpsichore System Architecture

Wed, Aug 2, 1995

Format

S, size, order, align, l      ra, rb, offset

Description

A virtual address is computed from the sum of the contents of register ra and the sign-extended value of the offset field. The contents of register rb, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
del StoreImmediate(op,ra,rb,offset) as
```

```
  case op of
```

```
    S8I,
```

```
    S16LI, S16LAI, S16BI, S16BAI,
```

```
    S32LI, S32LAI, S32BI, S32BAI,
```

```
    S64LI, S64LAI, S64BI, S64BAI,
```

```
    S128LI, S128LAI, S128BI, S128BAI:
```

```
    function ← NONE
```

```
    SAAS64BAI, SAAS64LAI:
```

```
    function ← AAS
```

```
    SCAS64BAI, SCAS64LAI:
```

```
    function ← CAS
```

```
    SMAS64BAI, SMAS64LAI:
```

```
    function ← MAS
```

```
    SMUX64BAI, SMUX64LAI:
```

```
    function ← MUX
```

```
  endcase
```

```
  case op of
```

```
    S8I:
```

```
      size ← 8
```

```
    S16LI, S16LAI, S16BI, S16BAI:
```

```
      size ← 16
```

```
    S32LI, S32LAI, S32BI, S32BAI:
```

```
      size ← 32
```

```
    S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI,
```

```
    SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
```

```
      size ← 64
```

```
    S128LI, S128LAI, S128BI, S128BAI:
```

```
      size ← 128
```

```
  endcase
```

```
  case op of
```

```
    S8I,
```

```
    S16LI, S16LAI, S16BI, S16BAI,
```

```
    S32LI, S32LAI, S32BI, S32BAI,
```

```
    S64LI, S64LAI, S64BI, S64BAI,
```

```
    SAAS64BAI, SAAS64LAI:
```

## Terpsichore System Architecture

Wed, Aug 2, 1995

```

        rsize ← B4
        SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
        rsize ← 128
        S128LI, S128LAI, S128BI, S128BAI:
        rsize ← 128
    endcase
    case op of
        S8I:
            align ← undefined
            S16LI, S32LI, S64LI, S128LI,
            S16BI, S32BI, S64BI, S128BI:
            align ← false
            S16LAI, S32LAI, S64LAI, S128LAI,
            S16BAI, S32BAI, S64BAI, S128BAI,
            SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI,
            SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
            align ← true
    endcase
    case op of
        S8I:
            order ← undefined
            S16LI, S32LI, S64LI, S128LI,
            S16LAI, S32LAI, S64LAI, S128LAI,
            SAAS64LAI, SCAS64LAI, SMAS64LAI, SMUX64LAI:
            order ← L
            S16BI, S32BI, S64BI, S128BI,
            S16BAI, S32BAI, S64BAI, S128BAI,
            SAAS64BAI, SCAS64BAI, SMAS64BAI, SMUX64BAI:
            order ← B
    endcase
    a ← RegRead(ra, 64)
    VirtAddr ← a + (offset11 50 // offset)
    if align then
        if (VirtAddr and ((size/B)-1)) ≠ 0 then
            raise AccessDisallowedByVirtualAddress
        endif
    endif
    m ← RegRead(rb, rsize)
    case function of
        NONE:
            StoreMemory(VirtAddr, size, order, msize-1..0)
        AAS:
            b ← LoadMemory(VirtAddr, size, order)
            StoreMemory(VirtAddr, size, order, m63..0 + b)
            RegWrite(rb, 64, b)
        CAS:
            b ← LoadMemory(VirtAddr, size, order)
            if (b = m63..0) then
                StoreMemory(VirtAddr, size, order, m127..64)
            endif
            RegWrite(rb, 64, b)
        MAS:
            b ← LoadMemory(VirtAddr, size, order)
            n ← (m127..64 & m63..0) | (b & ~m63..0)
            StoreMemory(VirtAddr, size, order, n)
            RegWrite(rb, 64, b)
        MUX:

```

## Terpsichore System Architecture

Wed, Aug 2, 1995

```
b ← LoadMemory(VirtAddr, size, order)
n ← (m127..64 & m63..0) | (0 & ~m63..0)
StoreMemory(VirtAddr, size, order, n)
endcase
enddef
```

Exceptions

Reserved instruction  
Access disallowed by virtual address  
Access disallowed by tag  
Access disallowed by global TLB  
Access disallowed by local TLB  
Access detail required by tag  
Access detail required by local TLB  
Access detail required by global TLB  
Cache coherence intervention required by tag  
Cache coherence intervention required by local TLB  
Cache coherence intervention required by global TLB  
Local TLB miss  
Global TLB miss

E06



Zone System Addressing	Time, Aug 17, 1999	Current Position
<b>SCSIS</b>		
An echo is the extension of 64 bits, and is the extension of eight bytes:		
69	oct16163.32	32
71	oct16131.0	6
<b>ECOS</b>		
A header is the extension of 128 bits, and is the extension of sixteen bytes:		
127	hex16127.96	96
129	hex16127.96	32
131	hex16127.96	48
133	hex16127.96	32
135	hex16127.96	48
137	hex16127.96	32
139	hex16127.96	48
141	hex16127.96	32
143	hex16127.96	48
145	hex16127.96	32
147	hex16127.96	48
149	hex16127.96	32
151	hex16127.96	48
153	hex16127.96	32
155	hex16127.96	48
157	hex16127.96	32
159	hex16127.96	48
161	hex16127.96	32
163	hex16127.96	48
165	hex16127.96	32
167	hex16127.96	48
169	hex16127.96	32
171	hex16127.96	48
173	hex16127.96	32
175	hex16127.96	48
177	hex16127.96	32
179	hex16127.96	48
181	hex16127.96	32
183	hex16127.96	48
185	hex16127.96	32
187	hex16127.96	48
189	hex16127.96	32
191	hex16127.96	48
193	hex16127.96	32
195	hex16127.96	48
197	hex16127.96	32
199	hex16127.96	48
201	hex16127.96	32
203	hex16127.96	48
205	hex16127.96	32
207	hex16127.96	48
209	hex16127.96	32
211	hex16127.96	48
213	hex16127.96	32
215	hex16127.96	48
217	hex16127.96	32
219	hex16127.96	48
221	hex16127.96	32
223	hex16127.96	48
225	hex16127.96	32
227	hex16127.96	48
229	hex16127.96	32
231	hex16127.96	48
233	hex16127.96	32
235	hex16127.96	48
237	hex16127.96	32
239	hex16127.96	48
241	hex16127.96	32
243	hex16127.96	48
245	hex16127.96	32
247	hex16127.96	48
249	hex16127.96	32
251	hex16127.96	48
253	hex16127.96	32
255	hex16127.96	48
257	hex16127.96	32
259	hex16127.96	48
261	hex16127.96	32
263	hex16127.96	48
265	hex16127.96	32
267	hex16127.96	48
269	hex16127.96	32
271	hex16127.96	48
273	hex16127.96	32
275	hex16127.96	48
277	hex16127.96	32
279	hex16127.96	48
281	hex16127.96	32
283	hex16127.96	48
285	hex16127.96	32
287	hex16127.96	48
289	hex16127.96	32
291	hex16127.96	48
293	hex16127.96	32
295	hex16127.96	48
297	hex16127.96	32
299	hex16127.96	48
301	hex16127.96	32
303	hex16127.96	48
305	hex16127.96	32
307	hex16127.96	48
309	hex16127.96	32
311	hex16127.96	48
313	hex16127.96	32
315	hex16127.96	48
317	hex16127.96	32
319	hex16127.96	48
321	hex16127.96	32
323	hex16127.96	48
325	hex16127.96	32
327	hex16127.96	48
329	hex16127.96	32
331	hex16127.96	48
333	hex16127.96	32
335	hex16127.96	48
337	hex16127.96	32
339	hex16127.96	48
341	hex16127.96	32
343	hex16127.96	48
345	hex16127.96	32
347	hex16127.96	48
349	hex16127.96	32
351	hex16127.96	48
353	hex16127.96	32
355	hex16127.96	48
357	hex16127.96	32
359	hex16127.96	48
361	hex16127.96	32
363	hex16127.96	48
365	hex16127.96	32
367	hex16127.96	48
369	hex16127.96	32
371	hex16127.96	48
373	hex16127.96	32
375	hex16127.96	48
377	hex16127.96	32
379	hex16127.96	48
381	hex16127.96	32
383	hex16127.96	48
385	hex16127.96	32
387	hex16127.96	48
389	hex16127.96	32
391	hex16127.96	48
393	hex16127.96	32
395	hex16127.96	48
397	hex16127.96	32
399	hex16127.96	48
401	hex16127.96	32
403	hex16127.96	48
405	hex16127.96	32
407	hex16127.96	48
409	hex16127.96	32
411	hex16127.96	48
413	hex16127.96	32
415	hex16127.96	48
417	hex16127.96	32
419	hex16127.96	48
421	hex16127.96	32
423	hex16127.96	48
425	hex16127.96	32
427	hex16127.96	48
429	hex16127.96	32
431	hex16127.96	48
433	hex16127.96	32
435	hex16127.96	48
437	hex16127.96	32
439	hex16127.96	48
441	hex16127.96	32
443	hex16127.96	48
445	hex16127.96	32
447	hex16127.96	48
449	hex16127.96	32
451	hex16127.96	48
453	hex16127.96	32
455	hex16127.96	48
457	hex16127.96	32
459	hex16127.96	48
461	hex16127.96	32
463	hex16127.96	48
465	hex16127.96	32
467	hex16127.96	48
469	hex16127.96	32
471	hex16127.96	48
473	hex16127.96	32
475	hex16127.96	48
477	hex16127.96	32
479	hex16127.96	48
481	hex16127.96	32
483	hex16127.96	48
485	hex16127.96	32
487	hex16127.96	48
489	hex16127.96	32
491	hex16127.96	48
493	hex16127.96	32
495	hex16127.96	48
497	hex16127.96	32
499	hex16127.96	48
501	hex16127.96	32
503	hex16127.96	48
505	hex16127.96	32
507	hex16127.96	48
509	hex16127.96	32
511	hex16127.96	48
513	hex16127.96	32
515	hex16127.96	48
517	hex16127.96	32
519	hex16127.96	48
521	hex16127.96	32
523	hex16127.96	48
525	hex16127.96	32
527	hex16127.96	48
529	hex16127.96	32
531	hex16127.96	48
533	hex16127.96	32
535	hex16127.96	48
537	hex16127.96	32
539	hex16127.96	48
541	hex16127.96	32
543	hex16127.96	48
545	hex16127.96	32
547	hex16127.96	48
549	hex16127.96	32
551	hex16127.96	48
553	hex16127.96	32
555	hex16127.96	48
557	hex16127.96	32
559	hex16127.96	48
561	hex16127.96	32
563	hex16127.96	48
565	hex16127.96	32
567	hex16127.96	48
569	hex16127.96	32
571	hex16127.96	48
573	hex16127.96	32
575	hex16127.96	48
577	hex16127.96	32
579	hex16127.96	48
581	hex16127.96	32
583	hex16127.96	48
585	hex16127.96	32
587	hex16127.96	48
589	hex16127.96	32
591	hex16127.96	48
593	hex16127.96	32
595	hex16127.96	48
597	hex16127.96	32
599	hex16127.96	48
601	hex16127.96	32
603	hex16127.96	48
605	hex16127.96	32
607	hex16127.96	48
609	hex16127.96	32
611	hex16127.96	48
613	hex16127.96	32
615	hex16127.96	48
617	hex16127.96	32
619	hex16127.96	48
621	hex16127.96	32
623	hex16127.96	48
625	hex16127.96	32
627	hex16127.96	48
629	hex16127.96	32
631	hex16127.96	48
633	hex16127.96	32
635	hex16127.96	48
637	hex16127.96	32
639	hex16127.96	48
641	hex16127.96	32
643	hex16127.96	48
645	hex16127.96	32
647	hex16127.96	48
649	hex16127.96	32
651	hex16127.96	48
653	hex16127.96	32
655	hex16127.96	48
657	hex16127.96	32
659	hex16127.96	48
661	hex16127.96	32
663	hex16127.96	48
665	hex16127.96	32
667	hex16127.96	48
669	hex16127.96	32
671	hex16127.96	48
673	hex16127.96	32
675	hex16127.96	48
677	hex16127.96	32
679	hex16127.96	48
681	hex16127.96	32
683	hex16127.96	48
685	hex16127.96	32
687	hex16127.96	48
689	hex16127.96	32
691	hex16127.96	48
693	hex16127.96	32
695	hex16127.96	48
697	hex16127.96	32
699	hex16127.96	48
701	hex16127.96	32
703	hex16127.96	48
705	hex16127.96	32
707	hex16127.96	48
709	hex16127.96	32
711	hex16127.96	48
713	hex16127.96	32
715	hex16127.96	48
717	hex16127.96	32
719	hex16127.96	48
721	hex16127.96	32
723	hex16127.96	48
725	hex16127.96	32
727	hex16127.96	48
729	hex16127.96	32
731	hex16127.96	48
733	hex16127.96	32
735	hex16127.96	48
737	hex16127.96	32
739	hex16127.96	48
741	hex16127.96	32
743	hex16127.96	48
745	hex16127.96	32
747	hex16127.96	48
749	hex16127.96	32
751	hex16127.96	48
753	hex16127.96	32
755	hex16127.96	48
757	hex16127.96	32
759	hex16127.96	48
761	hex16127.96	32
763	hex16127.96	48
765	hex16127.96	32
767	hex16127.96	48
769	hex16127.96	32
771	hex16127.96	48
773	hex16127.96	32
775	hex16127.96	48
777	hex16127.96	32
779	hex16127.96	48
781	hex16127.96	32
783	hex16127.96	48
785	hex16127.96	32
787	hex16127.96	48
789	hex16127.96	32
791	hex16127.96	48
793	hex16127.96	32
795	hex16127.96	48
797	hex16127.96	32
799	hex16127.96	48
801	hex16127.96	32
803	hex16127.96	48
805	hex16127.96	32
807	hex16127.96	48
809	hex16127.96	32
811	hex16127.96	48

Zoo System Architecture	Tue, Aug 17, 1999	Customer Discussion
<p>precision requirements for a single extended format, and Zoo's quad precision and double extended 1545 precision requirements for a double-extended format.</p> <p>Each precision format employs fields labeled a (sign), e (exponent), and f (fraction) to encode values like one (1) NaN, quiet and signaling, (2) infinite, (3) zero, (4) normalized numbers (5) <math>\sqrt{2}</math>, (6) denormalized numbers (7) <math>\sqrt{2}</math>, (8) and (9) zero.</p>		
<p>Quiet NaN values are denoted by any sign bit value, an exponent field of all ones bits, and a mantissa field with the most significant bit set. Quiet NaN values generated by default NaN, a fraction field with the most significant bit set, and all other bits cleared.</p> <p>Signaling NaN values are denoted by any sign bit value, an exponent field of all ones bits, and a mantissa field with the most significant bit cleared.</p> <p>Infinite values are denoted by any sign bit value, an exponent field of all ones bits, and a fraction field.</p>		
<p>Normalized number values are denoted by any sign bit value, an exponent field that is one at one bit or all ones bits, and any fraction field value. The mantissa value encoded is <math>(1/2)^{\text{exponent}-1}</math>. The bit is equal to the value resulting from setting all but the most significant bit of the exponent field, bit 15, shift 127, double (1023) and quad (16383).</p> <p>Denormalized number values are denoted by any sign bit value, an exponent field of all ones bits, and a mantissa fraction field value. The mantissa value encoded is <math>(1/2)^{\text{exponent}-1}</math>.</p>		
<b>Half-precision Floating-point</b>		
<p>Zoo half precision uses a format similar to standard 1545 requirements, reduced to a 16-bit format. The format contains sufficient precision and exponent range to hold a 12-bit input range.</p>		
	15.	Manually

Zoo System Architecture	Tue, Aug 17, 1999	Customer Discussion
<p><b>Single-precision Floating-point</b></p> <p>Zoo single precision values encoded 1545 requirements for "Single".</p>		
	16.	Manually
<b>Double-precision Floating-point</b>		
<p>Zoo double precision values encoded 1545 requirements for "Double".</p>		
	17.	Manually
<b>Quad-precision Floating-point</b>		
<p>Zoo quad precision values encoded 1545 requirements for "Double extended" but has additional precision (bits 128 to 129).</p>		
	18.	Manually

Zach System Architecture

Thu, Aug 11, 1999

Zach Processor

The program contains two data items within its registers, a code address and two porting bits.



The virtual memory system can be used to designate a region of memory as containing porting. Other data may be placed within the porting region, provided that if an attempt is made to use the additional data as a porting, the memory cannot be selected. For example, code may be placed in the porting region, but it cannot be used by attempting to use the additional data as a porting.

### Header State

The user must contain of hardware data structures that are accessible to all architectural components. The Zach user state is designed to be a register as possible, and contains only the data that is accessible to the user. The user state is designed to be a register as possible, and contains only the data that is accessible to the user. The user state is designed to be a register as possible, and contains only the data that is accessible to the user.

### General Registers

Zach user state includes 64 general registers. All are identical, there is no dedicated state register, and there are no dedicated floating point registers.

REG0	9
REG1	
REG2	
REG3	
REG4	
REG5	
REG6	
REG7	
REG8	
REG9	
REG10	
REG11	
REG12	
REG13	
REG14	
REG15	
REG16	
REG17	
REG18	
REG19	
REG20	
REG21	
REG22	
REG23	
REG24	
REG25	
REG26	
REG27	
REG28	
REG29	
REG30	
REG31	

Some Zach instructions have 64-bit register operands. These operands are often extended to 128 bits when written to the register file, and the low-order 64 bits are chosen when read from the register file.

### Dependencies

Depend on Architecture 412

128 bit ← Architecture 412

128 bit ← Architecture 412

-19-


Machinist

Zach System Architecture

Thu, Aug 11, 1999

Zach Processor


The program contains two data items within its registers, a code address and two porting bits.



The virtual memory system can be used to designate a region of memory as containing porting. Other data may be placed within the porting region, provided that if an attempt is made to use the additional data as a porting, the memory cannot be selected. For example, code may be placed in the porting region, but it cannot be used by attempting to use the additional data as a porting.

### Header State

The user must contain of hardware data structures that are accessible to all architectural components. The Zach user state is designed to be a register as possible, and contains only the data that is accessible to the user. The user state is designed to be a register as possible, and contains only the data that is accessible to the user.




### General Registers

Zach user state includes 64 general registers. All are identical, there is no dedicated state register, and there are no dedicated floating point registers.



### Program Counter and Address Level

The program counter and porting level may be placed into a single code. The combined state register is used by the Branch Gateway instruction and returned by the Branch Down instruction.



### System State

The system state contains of the facilities are normally used by conventional compiled code. These facilities provide mechanisms to capture and code in a high virtual environment. All system state is binary code, so that it can be interpreted by compiled code.

-20-

Machinist

4/12

**Zeus Synthesis Architecture** ..... **Tue Aug 17, 1998**

Zachary Proctor

two impositions are provided that branches when the values are unsorted. To accomplish such an operation, one has: reverse condition to branch over an immediately following unconditional branch, or in the case of an if-then-else chain, reverse the chains and use the reverse condition.

The `IS` relation can be used to determine the unordered condition of a single operand by comparing the operand with itself.

Monomer	Reaction pattern	Value	Component	as	Exception	#
code	Cname	Unproc	Greater	Less	Equal	
E	II	E	E	F	F	no
D	I	E	F	F	F	no
G	Y	E	F	F	F	no
		E	F	F	F	no

### Company-branch relations

## Computations

The complete set of floating-point instructions provide all the comparison types supported as branch instructions. Zero compare-set floating-point instructions may optionally generate an exception on comparisons involving quiet or signaling NaNs.

and individual learning-prior computer-aided tutorials are provided as instructional

Monomeric code	Unit equiv	Result of values	Component as	Equal	Unfold equiv	Unfold
$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	no
$\bar{E}G$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	no
$\bar{E}L$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	no
$\bar{E}G$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	no
$\bar{E}L$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	yes
$\bar{E}L$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	no	yes
$\bar{E}L$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	yes	yes
$\bar{E}L$	$\bar{E}$	$\bar{E}$	$\bar{E}$	$\bar{E}$	yes	yes

## Arithmetic Operations

The basic operations supported in hardware are floating-point add, subtract, multiply, divide, compare, and conversions among floating-point formats and between floating-point and binary integer formats.

most cases, previous sales operations requested by the ANS/HLR, floating point standard.

- 23 -

## Microbiology

**Zelus Systems Architecture**  
The Aug 17, 1999

2

The operations explicitly specify the precision of the operation, and round the result (or check that the result is exact) to the specified precision at the conclusion of each operation. Each of the basic operations splits operand registers into symbols of the specified precision and performs the same operation on corresponding symbols.

In addition to the basic operations, Zetas performs a variety of operations in which one or more operands are summed to each other and/or to an additional operand. The instructions include a fused multiply-add (FMAU, ADD, P), crossover (COPN), matrix multiply (MMU, MAT, P), and scale-add (SCAL, ADD, P).

The results of these operations are computed as if the multiplications are performed to infinite precision, added to if in infinite precision, then rounded only once. Consequently, these operations perform these operations with no rounding of intermediate results that would have limited the accuracy of the result.

### **Rounding and exceptions**

rounding mode. Similarly, the instruction explicitly specifies how standard exceptions (overflow, division by zero, overflow, underflow and truncation) are to be handled.<sup>1</sup>

[illegible]

The advantage of the Zeno processor in executing branching point operations with greater parallelism. When a branch condition and associated handling control is specified a forwarding-point instruction, Zeno may infer when instructions following them, as they are generated, cannot cause data-dependency exceptions. Similarly, detecting point instructions with  $N, Z, P$ , or  $C$  control can be guaranteed not to cause data-dependency exceptions once the operands are known to not have in-flight operations, either by zero overflow or underflow exceptions. Only floating-point instructions with  $X$  control, or when exceptions cannot be detected on  $N, Z, P$ , or  $C$  control need to avoid testing. Following instructions until the result is generated.

The floating-point exception can be given to any operand for the instruction `faddsf`, `fsubsf`, `fmsf`, or `fdivsf`. The Z80 processor examines points at the instruction that caused the exception and all register state is correctly frozen which all the required information can be produced to software, as all source operands values and the specified operation are available.

On Point 3,113,639 describes the "Technique of incorporating feeding pellet information into processing decisions."

25

**Milkenol Ultra**

### **Additional Load and Execute Resources**

[illegible]

One of the aims to increase the ability to reuse bad-data instances is to provide the means to have two bad subinstances in a single-step. This would generally increase the amount of information available to the solver, and hence the chance of solving the instance; the requirement for the data first unit and the data case. Our componentisation solution is to add the requirement for the two intersections to ensure the second bad intersection has a single-step using one of the two intersections, or one of the two intersections has a single-step using the other intersection. This is achieved by using the componentisation technique in the Basic 5-Intersection step. This capability may be employed to provide support for integrated bad and pure intersections, where a single-step may be required as an alternative to a single integrated bad or pure intersection which uses the resources of the two bad-data units in concert to accomplish the unfulfilled memory

### **Result Forwarding**

When temporally adjacent instructions are executed by separate resources, the results of the first instruction must, generally, be forwarded directly to the resource used to execute the second instruction, where the result replaces a value which may have been fetched from a register file. Such forwarding paths use specialized resources. A VxWorks implementation may



Zero System Address	Two, Aug 17, 1999	Signature
<p>File: 5104, 5106, 5108, 5110, 5112, 5114, 5116, 5118, 5120, 5122, 5124, 5126, 5128, 5130, 5132, 5134, 5136, 5138, 5140, 5142, 5144, 5146, 5148, 5150, 5152, 5154, 5156, 5158, 5160, 5162, 5164, 5166, 5168, 5170, 5172, 5174, 5176, 5178, 5180, 5182, 5184, 5186, 5188, 5190, 5192, 5194, 5196, 5198, 5200, 5202, 5204, 5206, 5208, 5210, 5212, 5214, 5216, 5218, 5220, 5222, 5224, 5226, 5228, 5230, 5232, 5234, 5236, 5238, 5240, 5242, 5244, 5246, 5248, 5250, 5252, 5254, 5256, 5258, 5260, 5262, 5264, 5266, 5268, 5270, 5272, 5274, 5276, 5278, 5280, 5282, 5284, 5286, 5288, 5290, 5292, 5294, 5296, 5298, 5300, 5302, 5304, 5306, 5308, 5310, 5312, 5314, 5316, 5318, 5320, 5322, 5324, 5326, 5328, 5330, 5332, 5334, 5336, 5338, 5340, 5342, 5344, 5346, 5348, 5350, 5352, 5354, 5356, 5358, 5360, 5362, 5364, 5366, 5368, 5370, 5372, 5374, 5376, 5378, 5380, 5382, 5384, 5386, 5388, 5390, 5392, 5394, 5396, 5398, 5400, 5402, 5404, 5406, 5408, 5410, 5412, 5414, 5416, 5418, 5420, 5422, 5424, 5426, 5428, 5430, 5432, 5434, 5436, 5438, 5440, 5442, 5444, 5446, 5448, 5450, 5452, 5454, 5456, 5458, 5460, 5462, 5464, 5466, 5468, 5470, 5472, 5474, 5476, 5478, 5480, 5482, 5484, 5486, 5488, 5490, 5492, 5494, 5496, 5498, 5500, 5502, 5504, 5506, 5508, 5510, 5512, 5514, 5516, 5518, 5520, 5522, 5524, 5526, 5528, 5530, 5532, 5534, 5536, 5538, 5540, 5542, 5544, 5546, 5548, 5550, 5552, 5554, 5556, 5558, 5560, 5562, 5564, 5566, 5568, 5570, 5572, 5574, 5576, 5578, 5580, 5582, 5584, 5586, 5588, 5590, 5592, 5594, 5596, 5598, 5600, 5602, 5604, 5606, 5608, 5610, 5612, 5614, 5616, 5618, 5620, 5622, 5624, 5626, 5628, 5630, 5632, 5634, 5636, 5638, 5640, 5642, 5644, 5646, 5648, 5650, 5652, 5654, 5656, 5658, 5660, 5662, 5664, 5666, 5668, 5670, 5672, 5674, 5676, 5678, 5680, 5682, 5684, 5686, 5688, 5690, 5692, 5694, 5696, 5698, 5700, 5702, 5704, 5706, 5708, 5710, 5712, 5714, 5716, 5718, 5720, 5722, 5724, 5726, 5728, 5730, 5732, 5734, 5736, 5738, 5740, 5742, 5744, 5746, 5748, 5750, 5752, 5754, 5756, 5758, 5760, 5762, 5764, 5766, 5768, 5770, 5772, 5774, 5776, 5778, 5780, 5782, 5784, 5786, 5788, 5790, 5792, 5794, 5796, 5798, 5800, 5802, 5804, 5806, 5808, 5810, 5812, 5814, 5816, 5818, 5820, 5822, 5824, 5826, 5828, 5830, 5832, 5834, 5836, 5838, 5840, 5842, 5844, 5846, 5848, 5850, 5852, 5854, 5856, 5858, 5860, 5862, 5864, 5866, 5868, 5870, 5872, 5874, 5876, 5878, 5880, 5882, 5884, 5886, 5888, 5890, 5892, 5894, 5896, 5898, 5900, 5902, 5904, 5906, 5908, 5910, 5912, 5914, 5916, 5918, 5920, 5922, 5924, 5926, 5928, 5930, 5932, 5934, 5936, 5938, 5940, 5942, 5944, 5946, 5948, 5950, 5952, 5954, 5956, 5958, 5960, 5962, 5964, 5966, 5968, 5970, 5972, 5974, 5976, 5978, 5980, 5982, 5984, 5986, 5988, 5990, 5992, 5994, 5996, 5998, 6000, 6002, 6004, 6006, 6008, 6010, 6012, 6014, 6016, 6018, 6020, 6022, 6024, 6026, 6028, 6030, 6032, 6034, 6036, 6038, 6040, 6042, 6044, 6046, 6048, 6050, 6052, 6054, 6056, 6058, 6060, 6062, 6064, 6066, 6068, 6070, 6072, 6074, 6076, 6078, 6080, 6082, 6084, 6086, 6088, 6090, 6092, 6094, 6096, 6098, 6100, 6102, 6104, 6106, 6108, 6110, 6112, 6114, 6116, 6118, 6120, 6122, 6124, 6126, 6128, 6130, 6132, 6134, 6136, 6138, 6140, 6142, 6144, 6146, 6148, 6150, 6152, 6154, 6156, 6158, 6160, 6162, 6164, 6166, 6168, 6170, 6172, 6174, 6176, 6178, 6180, 6182, 6184, 6186, 6188, 6190, 6192, 6194, 6196, 6198, 6200, 6202, 6204, 6206, 6208, 6210, 6212, 6214, 6216, 6218, 6220, 6222, 6224, 6226, 6228, 6230, 6232, 6234, 6236, 6238, 6240, 6242, 6244, 6246, 6248, 6250, 6252, 6254, 6256, 6258, 6260, 6262, 6264, 6266, 6268, 6270, 6272, 6274, 6276, 6278, 6280, 6282, 6284, 6286, 6288, 6290, 6292, 6294, 6296, 6298, 6300, 6302, 6304, 6306, 6308, 6310, 6312, 6314, 6316, 6318, 6320, 6322, 6324, 6326, 6328, 6330, 6332, 6334, 6336, 6338, 6340, 6342, 6344, 6346, 6348, 6350, 6352, 6354, 6356, 6358, 6360, 6362, 6364, 6366, 6368, 6370, 6372, 6374, 6376, 6378, 6380, 6382, 6384, 6386, 6388, 6390, 6392, 6394, 6396, 6398, 6400, 6402, 6404, 6406, 6408, 6410, 6412, 6414, 6416, 6418, 6420, 6422, 6424, 6426, 6428, 6430, 6432, 6434, 6436,</p>		



Zero System Assistance		Time, Aug 17, 1999		Investigator: Sgt. [redacted]																																																																							
Zero System Assistance		Time, Aug 17, 1999		Investigator: Sgt. [redacted]																																																																							
<p> <input type="checkbox"/> <b>Store Immediate</b>            These operations add the contents of a register to a 48-bit-wide immediate value to produce a 48-bit value, and store the contents of a register into memory.            Definition codes:         </p> <table border="1"> <thead> <tr> <th>Definition Code</th> <th>Store Immediate Code</th> </tr> </thead> <tbody> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0111</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0110</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0111</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0110</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> </tbody> </table>						Definition Code	Store Immediate Code	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation	1101	Store immediate code shifted left-rotation	1100	Store immediate code shifted right-rotation	1011	Store immediate code shifted left-rotation	1010	Store immediate code shifted right-rotation	1001	Store immediate code shifted left-rotation	1000	Store immediate code shifted right-rotation	0111	Store immediate code shifted left-rotation	0110	Store immediate code shifted right-rotation	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation	1101	Store immediate code shifted left-rotation	1100	Store immediate code shifted right-rotation	1011	Store immediate code shifted left-rotation	1010	Store immediate code shifted right-rotation	1001	Store immediate code shifted left-rotation	1000	Store immediate code shifted right-rotation	0111	Store immediate code shifted left-rotation	0110	Store immediate code shifted right-rotation	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation
Definition Code	Store Immediate Code																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										
1101	Store immediate code shifted left-rotation																																																																										
1100	Store immediate code shifted right-rotation																																																																										
1011	Store immediate code shifted left-rotation																																																																										
1010	Store immediate code shifted right-rotation																																																																										
1001	Store immediate code shifted left-rotation																																																																										
1000	Store immediate code shifted right-rotation																																																																										
0111	Store immediate code shifted left-rotation																																																																										
0110	Store immediate code shifted right-rotation																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										
1101	Store immediate code shifted left-rotation																																																																										
1100	Store immediate code shifted right-rotation																																																																										
1011	Store immediate code shifted left-rotation																																																																										
1010	Store immediate code shifted right-rotation																																																																										
1001	Store immediate code shifted left-rotation																																																																										
1000	Store immediate code shifted right-rotation																																																																										
0111	Store immediate code shifted left-rotation																																																																										
0110	Store immediate code shifted right-rotation																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										
<p> <input type="checkbox"/> <b>Store Immediate</b>            These operations add the contents of a register to a 48-bit-wide immediate value to produce a 48-bit value, and store the contents of a register into memory.            Definition codes:         </p> <table border="1"> <thead> <tr> <th>Definition Code</th> <th>Store Immediate Code</th> </tr> </thead> <tbody> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0111</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0110</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>1001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>1000</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0111</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0110</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0101</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0100</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0011</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0010</td><td>Store immediate code shifted right-rotation</td></tr> <tr><td>0001</td><td>Store immediate code shifted left-rotation</td></tr> <tr><td>0000</td><td>Store immediate code shifted right-rotation</td></tr> </tbody> </table>						Definition Code	Store Immediate Code	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation	1101	Store immediate code shifted left-rotation	1100	Store immediate code shifted right-rotation	1011	Store immediate code shifted left-rotation	1010	Store immediate code shifted right-rotation	1001	Store immediate code shifted left-rotation	1000	Store immediate code shifted right-rotation	0111	Store immediate code shifted left-rotation	0110	Store immediate code shifted right-rotation	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation	1101	Store immediate code shifted left-rotation	1100	Store immediate code shifted right-rotation	1011	Store immediate code shifted left-rotation	1010	Store immediate code shifted right-rotation	1001	Store immediate code shifted left-rotation	1000	Store immediate code shifted right-rotation	0111	Store immediate code shifted left-rotation	0110	Store immediate code shifted right-rotation	0101	Store immediate code shifted left-rotation	0100	Store immediate code shifted right-rotation	0011	Store immediate code shifted left-rotation	0010	Store immediate code shifted right-rotation	0001	Store immediate code shifted left-rotation	0000	Store immediate code shifted right-rotation
Definition Code	Store Immediate Code																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										
1101	Store immediate code shifted left-rotation																																																																										
1100	Store immediate code shifted right-rotation																																																																										
1011	Store immediate code shifted left-rotation																																																																										
1010	Store immediate code shifted right-rotation																																																																										
1001	Store immediate code shifted left-rotation																																																																										
1000	Store immediate code shifted right-rotation																																																																										
0111	Store immediate code shifted left-rotation																																																																										
0110	Store immediate code shifted right-rotation																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										
1101	Store immediate code shifted left-rotation																																																																										
1100	Store immediate code shifted right-rotation																																																																										
1011	Store immediate code shifted left-rotation																																																																										
1010	Store immediate code shifted right-rotation																																																																										
1001	Store immediate code shifted left-rotation																																																																										
1000	Store immediate code shifted right-rotation																																																																										
0111	Store immediate code shifted left-rotation																																																																										
0110	Store immediate code shifted right-rotation																																																																										
0101	Store immediate code shifted left-rotation																																																																										
0100	Store immediate code shifted right-rotation																																																																										
0011	Store immediate code shifted left-rotation																																																																										
0010	Store immediate code shifted right-rotation																																																																										
0001	Store immediate code shifted left-rotation																																																																										
0000	Store immediate code shifted right-rotation																																																																										

[illegible]

\_\_\_\_\_

100

[illegible]

**Estimable Planning period**

	ppb	prec	total/vad
data			
add	16	32	64
double	16	32	64
multiply	16	32	64
complex multiply	16	32	64

## Abstract

### Absorbance

E.prac	rd	rc	rb	op.round
--------	----	----	----	----------

The contents of registers are said to be combined using the specified floating-point operation. The result is placed in register *r*. The operation is rounded using the specified rounding option or, using hardware, to nearest if not specified. If a rounding option is specified, the operation uses a floating-point exception if a floating-point rounded operation, divide by zero, overflow, or inexact occurs, or when specified, if the result is incorrect. If a rounding option is not specified, floating-point exceptions are not used, and are rounded according to the default rules of IEEE 754.

### Exemptions

2000

**Business Development**

### Absorbance